

What is claimed is:

1. A semiconductor device comprising:

a pair of impurity regions each being used for a source and for a drain and being formed at intervals on a semiconductor substrate;

a gate having a gate electrode formed on said semiconductor substrate used to control a drain current flowing between said impurity regions and side walls composed of insulating materials and formed on both sides of said gate electrode;

a pair of electrode members formed on both sides of said gate on said semiconductor substrate and in a manner so as to be in contact with said side walls; and

wherein said pair of said impurity regions is made up of first impurity regions formed by thermal diffusion of an impurity from each of said electrode members and of second impurity regions each having a thickness being smaller than that of said first impurity region and extending below said gate electrode and which are formed by thermal diffusion of an impurity from said side walls.

A

2. The semiconductor device according to Claim 1, wherein said electrode member is composed of silicide which has undergone implantation of an impurity by an ion implantation method prior to said thermal diffusion of said impurity from said electrode member and wherein said side walls are composed of insulating materials which has undergone implantation of an impurity by said ion implantation method prior to said thermal diffusion of said impurity from said side walls.

3. The semiconductor device according to Claim 1, wherein an impurity concentration in said second impurity region is almost the same as that in said first impurity region.

4. The semiconductor device according to Claim 1, wherein an impurity concentration in said second impurity region is smaller than that in said first impurity region.

5. The semiconductor device according to Claim 1, wherein each of said side walls extends, with its height being gradually decreased, on said semiconductor substrate in a direction in which both said side walls are brought near to each other from side portions of both said electrodes facing each other and wherein said gate electrode is formed in a manner that its both sides are disposed on said side walls.

6. A method for manufacturing a semiconductor device made up of a pair of impurity regions each being used for a source and for a drain and being formed at intervals on a semiconductor substrate, a gate having a gate electrode formed on said semiconductor substrate used to control a drain current flowing between said impurity regions and side walls composed of insulating materials and formed on both sides of said gate electrode and a pair of electrode members formed on both sides of said gate on said semiconductor substrate and in a manner so as to be in contact with said side walls, comprising:

a step of forming a first impurity region below each of said electrode

member by thermal diffusion of an impurity from each of said electrode members on said semiconductor substrate; and

a step of forming a second impurity region having a thickness being smaller than that of said first impurity region and extending from said first impurity region below said gate electrode by thermal diffusion of an impurity from said side walls on said semiconductor substrate and in a manner that said forming of said second impurity region proceeds in cooperation with a reaction in said first impurity region.

7. A method for manufacturing a semiconductor device made up of a pair of impurity regions each being used for a source and for a drain and being formed at intervals on a semiconductor substrate, a gate having a gate electrode formed on said semiconductor substrate used to control a drain current flowing between said impurity regions and side walls composed of insulating materials and formed on both sides of said gate electrode and a pair of electrode members formed on both sides of said gate on said semiconductor substrate and in a manner so as to be in contact with said side walls, comprising:

a step of forming a first impurity region below each of said electrode member by thermal diffusion of an impurity from each of said electrode members on said semiconductor substrate; and

a step of forming a second impurity region having a thickness being smaller than that of said first impurity region and extending from said first impurity region below said gate electrode by thermal diffusion of an impurity from said side walls on said semiconductor substrate and in a manner that said forming of said second impurity region proceeds in

cooperation with a reaction in said first impurity region, wherein said thermal diffusion employed to form each of said first and second impurity regions is simultaneously executed.

8. The method for manufacturing the semiconductor device according to Claim 6, wherein said thermal diffusion employed to form each of said first and second impurity regions is simultaneously executed by a RTA (Rapid Thermal Annealing) method.

9. The method for manufacturing the semiconductor device according to Claim 6, wherein said forming process of said first impurity regions includes a step of stacking a silicon layer to be used for said pair of said electrode members on said semiconductor substrate, a step of causing said silicon to become a silicide, a step of implanting said impurity to be diffused into said silicide and a step of performing heating processing on said semiconductor substrate to thermally diffuse said impurity to said semiconductor substrate from said pair of said electrode members obtained by performing patterning operations on said silicon layer with said impurity implanted.

10. The method for manufacturing the semiconductor device according to Claim 6, wherein said forming process of said second impurity regions includes a step of stacking an insulating material to be used for said pair of said side walls on said semiconductor substrate, a step of implanting said impurity to be diffused into a stacked layer composed of said insulating material and a step of performing heating processing on said semiconductor

substrate to thermally diffuse said impurity to said semiconductor substrate from said pair of said side walls obtained by performing patterning operations on said stacked layer with said impurity implanted.

11. The method for manufacturing the semiconductor device according to Claim 9, wherein said silicon layer to be used for said electrode members is formed by a CVD (Chemical Vapor Deposition) method.

12. The method for manufacturing the semiconductor device according to Claim 9, wherein said process of causing said silicon layer to become said silicide includes a step of stacking a metal material on said silicon layer by a sputtering method and a step of performing thermal processing on said silicon layer to cause a metal layer composed of said metal material stacked on said silicon layer to react with said silicon layer.

13. The method for manufacturing the semiconductor device according to Claim 6, further comprising:

a step of stacking said silicon layer to be used for said pair of said electrode members on said semiconductor substrate;

a step of causing said silicon to become a silicide;

a step of implanting said impurity to be diffused into said silicide obtained through said step of causing said silicon to become a silicide;

a step of performing etching processing on said silicide to form said pair of said electrode members by using said silicide into which said impurity is implanted;

a step of stacking insulating materials to be used for said pair of said

side walls on said pair of said electrode members and on portions exposed between said electrode members on said semiconductor substrate;

a step of implanting said impurity to be diffused into said insulating layer formed by stacking of said insulating materials;

a step of removing unwanted portions of said insulating layer with said impurity implanted to form said pair of said side walls facing each other at intervals;

a step of forming a gate electrode formed between said side walls on said semiconductor substrate with a gate insulator interposed between said gate electrode and said semiconductor substrate in a manner that both sides of said gate electrode are disposed on said both side walls; and

a step of thermally diffusing said impurity simultaneously from each of said pair of said electrode members with said impurity implanted and from each of said pair of said side walls with said impurity implanted.

Add A<sub>1</sub> >  
Add B<sub>1</sub> >